

FIG. 1 is a block diagram of a video processing system. The system includes an INPUTBUFFER 100, an MPEG DECODER 110, an MPEG ENCODER 150, an OUTPUTBUFFER 160, RAM1 (Frames) 120, and RAM2 (Motion Vectors) 140. The INPUTBUFFER 100 is connected to the MPEG DECODER 110. The MPEG DECODER 110 is connected to RAM1 (Frames) 120 and RAM2 (Motion Vectors) 140. The MPEG ENCODER 150 is connected to RAM2 (Motion Vectors) 140 and the OUTPUTBUFFER 160. A CONTROL line connects the MPEG DECODER 110 and the MPEG ENCODER 150. The MPEG ENCODER 150 is also connected to RAM1 (Frames) 120.





FIG. 1



**FIG. 2**




FIG. 3






FIG. 4




**FIG. 5**


600

**FIG. 6**






**FIG. 7**



**FIG. 8**





**FIG. 9**




FIG. 10

D(0,0)
D(1,0)
D(2,0)
D(3,0)
⋮
⋮
⋮
D(n,m)

FIG. 11




FIG. 13

FIG. 12 is a block diagram of a portion of a memory array 390, showing a portion of the array 390, a portion of the array 390, and a portion of the array 390.




FIG. 12







FIG. 14




**FIG. 15**



**FIG. 19**




**FIG. 16**




**FIG. 17**





**FIG. 18**



**FIG. 20**






FIG. 21



**FIG. 22**



**FIG. 23**